Positive charge trapped in the SiO͑N͒ gate dielectric of deeply-scaled p-channel metal-oxide-semiconductor field-effect transistors is observed after both negative and positive gate bias temperature stress. Emission of elementary trapped charges is demonstrated and analyzed through the quantized threshold voltage transients observed after stress. The magnitude distribution of the threshold voltage steps is used to estimate the depth of the traps in the gate dielectric to be about 0.5 nm from the injecting silicon-dielectric interface in both cases. © 2011 American Institute of Physics. ͓doi:10.1063/1.3586780͔
The negative bias temperature instability ͑NBTI͒ is one of the most serious reliability issues in p-channel metaloxide-semiconductor field effect devices ͑pMOSFETs͒.
1
NBTI manifests itself as a negative threshold voltage shift ͑⌬V TH ͒ produced after the application of a negative gate bias at elevated temperature in pMOSFETs. This effect is due to the trapping of positive charge injected from the silicon substrate inversion layer. 2 In polysilicon pMOSFETs, negative ⌬V TH is also observed after positive gate bias stress. 3, 4 We argue that this observation is in fact produced by the same mechanism as NBTI but with the positive charge originating from the polysilicon depletion layer. Additionally, the total ⌬V TH is, to the first order, proportional to the product of the trapped charge Q and the centroid of the charge distribution ͗x 0 ͘, i.e., ⌬V TH ϰ Q ϫ ͗x 0 ͘. 5, 6 In order to separate the two contributing components, either the oxide charge Q or the centroid ͗x 0 ͘ must be known independently. Recently, quantized NBTI V TH relaxation transients observed in nanoscaled devices have been explained by the emission of individual trapped holes from the dielectric. 9 Therefore, in this case the oxide charge Q is equal to the elementary charge q and thus known for each event. In this work, we rely on the quantized NBTI V TH relaxation transients to assess the average depth of the trapped positive charges in nitrided silicon oxide SiO͑N͒ dielectric gate after positive and negative stress. We find that the positive charge is captured at ϳ0.5 nm from the Si/oxide interface under the stress conditions of the experiment.
Deeply scaled pMOSFETs with SiO͑N͒ gate dielectric and polysilicon ͑poly-Si͒ gate electrode were used in this experiment. Two wafers were studied; both of them followed the same process flow except for the SiO͑N͒ deposition that resulted in two different SiO͑N͒ thicknesses, 1.86 nm and 1.42 nm. The devices were gate stressed at either positive or negative 7 MV/cm oxide electric field for 2.3 s at 125°C. The oxide electric field was determined from the fit of the capacitance voltage curves using the NCSU CVC program. 7 The characteristic quantized V TH relaxation transients for the deeply scaled pMOSFETs with 1.86 nm-SiO͑N͒, drawn gate length L = 70 nm and gate width W = 90 nm after negative and positive stress conditions are shown in Fig. 1 . As also seen for large gate area devices, 3,4 a negative V TH shift is observed for both stress polarities. The discrete V TH drops are single hole emission events from individual traps. 8 The number of discrete V TH drops per device follows a Poisson distribution ͑not shown͒. The large step heights are caused by the nonuniform inversion charge caused by the random dopant fluctuations in the pMOSFET channel. This inversion charge can be modified by the capture and emission of individual oxide traps, thus varying the drain current I D . 9 Taking the I D -V G curve of the fresh device as a reference, the changes in the drain current I D can be transformed into the V TH shift.
Comparing Figs. 1͑a͒ and 1͑b͒, we note that both the total V TH shift and the magnitude of the step heights are lower for the case of positive gate stress. This becomes more evident in Fig. 2 , where the averaged relaxation traces of 74 devices after positive and negative stress are plotted together. The resulting curves resemble the continuous curves obtained in large gate area devices for both negative and positive stress conditions ͑not shown here͒. This corroborates the assumption that the relaxation transients obtained on large devices are the result of the emission of multiple holes trapped in the gate dielectric.
The complementary cumulative distribution functions ͑CCDFs͒ of the step heights from Fig. 1 displayed in Fig. 3 further demonstrate that larger step heights are seen after negative stress. Both CCDFs follow an exponential distribution 10 CCDF͑⌬V
where ͑=͗⌬V TH ͒͘ is the average step height for a single discharge. The normalizing constant for both CCDFs plotted in Fig. 3 N represents the total number of the emitted holes per 74 devices, that is about two emitted holes per device. The close value obtained for N t under both conditions indicates that the number of positive charge trapped during both stress conditions was roughly the same. On the other hand, is equal to Ϫ4.4 and Ϫ1.5 mV for the negatively and positively stressed devices, respectively ͑Table I͒. We interpret this disparity as the consequence of the different average distance ͗x 0 ͘ ͑i.e., the depth͒ of the trapped holes in the oxide from the polysilicon gate after positive and negative stress conditions, as sketched in Fig. 4 . This discrepancy allows us to estimate the average positive charge position when two simple assumptions are made. First, the average distance ͗x T ͘ from the injection interface ͑the substrate for the negative stress and the polysilicon for the positive stress͒ to the trapped holes is equal for both stress polarities. This assumption will be correct provided that the tunneling probabilities to both interfaces are comparable. The tunneling probability does not depend strongly on the electronic barrier between Si and SiO͑N͒ but rather on the vibrational barriers. 11 Since the absolute value of the electric field is identical in both cases and the defect properties at the two interfaces are analogous, the tunneling probabilities can be expected to be practically identical. Second, the average threshold voltage shift produced by the single discharge = ͗⌬V TH ͘ is proportional to the charge centroid ͗x 0 ͘ from the polysilicon for negative and positive stress conditions, respectively, i.e.,
͑3͒
The ratio between the average single discharge for negative and positive stress readily yields the expected ͗x T ͘ as
FIG. 1. ͑Color online͒ Selected relaxation ͑i.e., charge emission͒ transients after ͑a͒ negative and ͑b͒ positive gate bias temperature stress registered in different 70ϫ 90 nm 2 pMOSFETs with 1.86 nm-SiO͑n͒. The time scale corresponds to the relaxation time after the stress voltage removal. Regardless of the stress polarity, a negative V TH shift is observed. However, lower total ⌬V TH and lower step heights are measured in pMOSFETs after positive stress. Substituting the values of ͑see Table I͒ for the devices with 1.86 nm SiO͑N͒ in Eq. ͑4͒, we obtain the average depth of the trapped positive charge ͗x T ͘ equal to 0.47 nm.
The experiment was repeated on a wafer with a thinner SiO͑N͒ layer ͑t SiON = 1.42 nm͒ and slightly larger drawn gate size ͑L ϫ W = 100ϫ 100 nm 2 ͒. The oxide electric field and the stress time were identical for positive and negative stress, resulting again in approximately the same number of defects, indicated by similar normalizing factors for both CCDFs. In this case, the average step heights were Ϫ1.5 and Ϫ0.8 mV for the negative and the positive stress, respectively ͑Table I͒. Lower values but higher normalizing factor for the CCDFs are obtained as expected for larger area devices ͑L ϫ W = 100ϫ 100 nm 2 ͒, corresponding to a larger total number of defects but with a smaller average impact in the total threshold shift. 9 The trap position ͗x T ͘ obtained from these values via Eq. ͑4͒ is 0.49 nm. The similar ͗x T ͘ values obtained from both the 1.86 nm and 1.46 nm SiO͑N͒ pMOSFET devices ͑see Table I͒ lead us to conclude that under identical stress conditions ͑the oxide electric field and the stress time͒, the average trap position of the injected holes is equal.
In conclusion, the average depth position of positive trapped charge in poly-Si/SiO͑N͒/p-Si FETs has been determined by means of studying individual hole emission events after positive and negative stress. 
